US Jobs US Jobs     UK Jobs UK Jobs     EU Jobs EU Jobs

   

project engineering interns



* Design LV electrical


* Create drawing GA SLD schematic, making BOM and SR

Qualifications



* Familiar with AutoCad or Creo software is a must


* A must active student university status with max semester 8


* Willing to be place in Cikarang Plant for 6 months length

Schedule: Part-time
Req: 00926O





Share Job